

Model Name : CILL1 (Lenovo)  
CILL2 (NEC)  
File Name : LA-C422P


# Compal Confidential

## Lin-2 M/B Schematics Document

### Intel Kabylake U Processor with DDR4

Rev. 1.0


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-C422P
				Date: Tuesday, November 15, 2016	Rev 1.0
				Sheet 1 of 58	





[www.schematic-x.blogspot.com](http://www.schematic-x.blogspot.com)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-C422P
				Date	Tuesday, November 15, 2016
				Sheet	2 of 58
				Rev	1.0

[AC Mode]



[DC Mode]





## PCB

ZZZ

PCB

DA21950100

ZZZ

EMC LNV

ZZZ

EMC NEC

ZZZ

EMC NEC

ZZZ

EMC NEC

ZZZ

EMC NEC

ZZZ

EMC NEC

## CPU

UL

CPU13@

SA000A0M50

FJ8067702739934 SR34A HO 2.2G

UL

CPU14@

SA000A0M50

FJ8067702739738 SR22W HO 2.4G

UL

CPU15@

SA000A0M50

FJ8067702739739 SR22U HO 2.5G

UL

CPU16@

SA000A0M50

FJ8067702739628 SR33Z HO 2.8G

## Voltage Rails

Power Plane	Description	S0	S0x	S3	S4/S5
+3VL RTC	RTC power	ON	ON	ON	ON
+3VLP	+19VB to +3VLP power rail	ON	ON	ON	ON
+5VALW	System +5VALW power rail	ON	ON	ON	ON*
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*
+3VALW DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*
+3V PRIM	+3VALW power for PCH suspend rails	ON	ON	ON	ON*
+1.8V PRIM	System +1.8V power rail	ON	ON	ON	ON*
+1.0V PRIM	System +1.0V power rail	ON	ON	ON	ON*
+1.0V_MPHYPLL	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF
+2.5V	DDR4 +2.5V power rail	ON	ON	ON	OFF
+1.2V VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF
+0.6VS VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+1.0VS_VCCIO	+1.0VS I/O power rail	ON	OFF	OFF	OFF
+VCC_GT	Sliced graphics power rail	ON	OFF	OFF	OFF
+VCC_SA	System Agent power rail	ON	OFF	OFF	OFF
+5VS	System +5VS power rail	ON	ON	OFF	OFF
+3VS	System +3VS power rail	ON	ON	OFF	OFF

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF

## SIT BOM Structure Table

BTO Item	BOM Structure	Remark
vPRO	M3@	vPRO sku
non vPRO	NOM3@	non vPRO sku
FPR/Docking	Lenovo@	LNW
USB Hub/WMAN/Express/Smart card	LNWHUB@	LNW Premium-U
PCMCIA/NFC	NEC@	NEC
TPM Infineon	TPM1@	LNW NEC
TPM ST	TPM2@	LNW NEC
APS Kionix	APS5@	LNW NEC
APS ST	APS6@	NA
Premium-U	Premium@	Premium-U Sku
ESD requirement	ESD@	LNW NEC
ESD reserve	@ESD@	NA
EMI requirement	EMI@	LNW NEC
EMI reserve	@EMI@	NA
RF requirement	RF@	LNW NEC
RF reserve	@RF@	NA
XDP	XDP@	LNW NEC

## I/O mapping

Define.	LIN-2
1 USB#1	USB#1_Rear
2 USB#2	USB#2_Docking (LNV)
3 USB#3	USB#3_Right-1 (NEC)
4 USB#4	USB#3_Right-2
5 USB#5	USB#4_Right-3
6 USB#6/PCIE#1	USB#5_Left
7 PCIE#3/Gbe	PCIE#3_GBE
8 PCIE#4/Gbe	PCIE#4_WLAN
9 PCIE#5/Gbe	PCIE#5_L0
10 PCIE#6	PCIE#5_L1
11 PCIE#7/SATA#0	SATA#0_HDD
12 PCIE#8/SATA#1	SATA#1_ODD
13 PCIE#9/Gbe	PCIE#5_Card Reader
14 PCIE#10/Gbe	PCIE#6_Express Card
15 PCIE#11/SATA#1	PCIE#11_L1
16 PCIE#12/SATA#2	PCIE#11_L0/SATA#2

## USB 2.0

LIN
1 USB3_Rear
2 USB3_Docking (LNV)
3 USB3_Right-1 (NEC)
4 USB3_Right-2
5 USB3_Left
6 FPR (LNV)
7 CAN
8 BT
9 X
10 USB 2.0 HUB (LNV)

## USB 2.0 HUB (LNV)

LIN
1 WMAN (LNV)
2 Express Card (LNV)
3 Smart Card (LNV)
4 X

## EC SM Bus1 address

Device	Address	HEX
Smart Battery	0001 011X b	16H
Charger	0001 011X b	12H

## EC SM Bus2 address

Device	Address	HEX
Thermal Sensor Fintek F75303M	1001_101xb	9AH
Thermal Sensor ON-semi ADM1032	0100_110xb	4CH
CPU Intel KIBL-U		
APS Kionix KX023-1025	0011_110xb	3Ch/30h
APS ST LIS3DHTR	0011_100xb	30h/31h

(LNV)

## PCH SM Bus address


Device	Address	HEX
DDR DIMM	1001_000xb	A0H/A1H
DDR DIMM2	1001_001xb	A3H/A4H
Synaptics Inter Touch Click Pad	TBD	TBD

## PCH SM Link0 address

Device	Address	HEX
LAN Intel WG219		C8H



## LIN-2



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	KBL ULT(2/12) DDR4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-C422P
				Date:	Tuesday, November 15, 2016
				Sheet	6 of 58
				Rev	1.0









HDD_IFDet#
SEL
L (PCIE)
H (SATA)

HDD\_I/F (reserve)

PTN3355(reserve)

## Functional Strap Definitions

SPKR (Internal Pull Down):

TOP Swap Override

0 = Disable TOP Swap mode.

1 = Enable TOP Swap Mode.

GSPI0\_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode.

1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GSPI1\_MOSI (Internal Pull Down):

Boot BIOS Strap Bit

0 = SPI Mode


1 = LPC Mode

SML0ALERT# (Internal Pull Down):

eSPI or LPC




0 = LPC is selected for EC --> For KB9022/9032 Use

1 = eSPI is selected for EC --> For KB9032 Only.




Dock_ID3	Dock_ID2	Dock_ID1	Dock_ID0	Product
0	0	0	1	(RESERVE for NO DOCK)
0	0	1	0	GIDORAH
0	0	1	1	GODZILLA
0	1	0	0	MOTRA

## Strap Pin




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	KBL ULT(6/12) GPIO,LPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-C422P
				Date:	Tuesday, November 15, 2016
				Sheet	10 of 58



(35) USB3\_PRX\_DTX\_N5  
 (36) USB3\_PRX\_DTX\_P5  
 (35) USB3\_PTX\_DRX\_N5  
 (36) USB3\_PTX\_DRX\_P5  
 (26) PCIE\_PRX\_DTX\_N2  
 (26) PCIE\_PRX\_DTX\_P2  
 (26) PCIE\_PTX\_C\_DRX\_N2  
 (26) PCIE\_PTX\_C\_DRX\_P2  
 (23) PCIE\_PRX\_DTX\_N3  
 (23) PCIE\_PRX\_DTX\_P3  
 (23) PCIE\_PTX\_C\_DRX\_N3  
 (23) PCIE\_PTX\_C\_DRX\_P3  
 (26) PCIE\_PRX\_DTX\_N4  
 (26) PCIE\_PRX\_DTX\_P4  
 (26) PCIE\_PTX\_C\_DRX\_N4  
 (26) PCIE\_PTX\_C\_DRX\_P4  
 (32) PCIE\_PRX\_DTX\_N5\_L0  
 (32) PCIE\_PRX\_DTX\_P5\_L0  
 (32) PCIE\_PTX\_C\_DRX\_N5\_L0  
 (32) PCIE\_PTX\_C\_DRX\_P5\_L0  
 (32) PCIE\_PRX\_DTX\_N5\_L1  
 (32) PCIE\_PRX\_DTX\_P5\_L1  
 (32) PCIE\_PTX\_C\_DRX\_N5\_L1  
 (32) PCIE\_PTX\_C\_DRX\_P5\_L1  
 (32) SATA\_PRX\_DTX\_N0  
 (32) SATA\_PRX\_DTX\_P0  
 (32) SATA\_PTX\_DRX\_N0  
 (32) SATA\_PTX\_DRX\_P0  
 (37) SATA\_PRX\_DTX\_N1  
 (37) SATA\_PRX\_DTX\_P1  
 (37) SATA\_PTX\_DRX\_N1  
 (37) SATA\_PTX\_DRX\_P1  
 (24) PCIE\_PRX\_DTX\_N9  
 (24) PCIE\_PRX\_DTX\_P9  
 (24) PCIE\_PTX\_C\_DRX\_N9  
 (24) PCIE\_PTX\_C\_DRX\_P9  
 (25) PCIE\_PRX\_DTX\_N10  
 (25) PCIE\_PRX\_DTX\_P10  
 (25) PCIE\_PTX\_C\_DRX\_N10  
 (25) PCIE\_PTX\_C\_DRX\_P10  
 (5) XDP\_PRDY#  
 (5) XDP\_PRCQ#  
 (4) TPM\_IRQ#  
 (29) PCIE\_PRX\_DTX\_N11\_L1  
 (29) PCIE\_PRX\_DTX\_P11\_L1  
 (29) PCIE\_PTX\_C\_DRX\_N11\_L1  
 (29) PCIE\_PTX\_C\_DRX\_P11\_L1  
 (29) PCIE\_PRX\_DTX\_N11\_L0  
 (29) PCIE\_PRX\_DTX\_P11\_L0  
 (29) PCIE\_PTX\_C\_DRX\_N11\_L0  
 (29) PCIE\_PTX\_C\_DRX\_P11\_L0

H13  
 G13  
 B17  
 A17  
 G11  
 F11  
 D16  
 C16  
 H16  
 G16  
 D17  
 C17  
 G15  
 F15  
 B19  
 A19  
 F18  
 E16  
 C19  
 D19  
 F18  
 F18  
 D20  
 C20  
 F20  
 E20  
 B21  
 A21  
 G21  
 F21  
 D21  
 C21  
 E22  
 E23  
 B23  
 A23  
 F25  
 E25  
 D23  
 C23  
 R106 1 2 0.1U 0201 10V6K  
 C511 1 2 0.22U 0201 6.3V6K  
 C512 1 2 0.22U 0201 6.3V6K  
 C513 1 2 0.22U 0201 6.3V6K  
 C514 1 2 0.22U 0201 6.3V6K  
 R106 1 2 0.1U 0201 10V6K  
 C29 1 2 0.1U 0201 10V6K  
 C30 1 2 0.1U 0201 10V6K  
 C31 1 2 0.1U 0201 10V6K  
 C32 1 2 0.1U 0201 10V6K  
 R106 1 2 0.1U 0201 10V6K  
 C515 1 2 0.22U 0201 6.3V6K  
 C516 1 2 0.22U 0201 6.3V6K  
 C517 1 2 0.22U 0201 6.3V6K  
 C518 1 2 0.22U 0201 6.3V6K  
 XDP\_PRDY#  
 XDP\_PRCQ#  
 TPM\_IRQ#  
 C515 1 2 0.22U 0201 6.3V6K  
 C516 1 2 0.22U 0201 6.3V6K  
 C517 1 2 0.22U 0201 6.3V6K  
 C518 1 2 0.22U 0201 6.3V6K



USB3\_PRX\_DTX\_N1  
 USB3\_PRX\_DTX\_P1  
 USB3\_PTX\_DRX\_N1  
 USB3\_PTX\_DRX\_P1  
 USB3\_PRX\_DTX\_N2  
 USB3\_PRX\_DTX\_P2  
 USB3\_PTX\_DRX\_N2  
 USB3\_PTX\_DRX\_P2  
 USB3\_PRX\_DTX\_N3  
 USB3\_PRX\_DTX\_P3  
 USB3\_PTX\_DRX\_N3  
 USB3\_PTX\_DRX\_P3  
 USB3\_PRX\_DTX\_N4  
 USB3\_PRX\_DTX\_P4  
 USB3\_PTX\_DRX\_N4  
 USB3\_PTX\_DRX\_P4  
 USB2N\_1  
 USB2N\_2  
 USB2N\_3  
 USB2N\_4  
 USB2N\_5  
 USB2N\_6  
 USB2N\_7  
 USB2N\_8  
 USB2N\_9  
 USB2N\_10  
 USB2N\_11  
 USB2N\_12  
 USB2N\_13  
 USB2N\_14  
 USB2N\_15  
 USB2N\_16  
 USB2N\_17  
 USB2N\_18  
 USB2N\_19  
 USB2N\_20  
 USB2N\_21  
 USB2N\_22  
 USB2N\_23  
 USB2N\_24  
 USB2N\_25  
 USB2N\_26  
 USB2N\_27  
 USB2N\_28  
 USB2N\_29  
 USB2N\_30  
 USB2N\_31  
 USB2N\_32  
 USB2N\_33  
 USB2N\_34  
 USB2N\_35  
 USB2N\_36  
 USB2N\_37  
 USB2N\_38  
 USB2N\_39  
 USB2N\_40  
 USB2N\_41  
 USB2N\_42  
 USB2N\_43  
 USB2N\_44  
 USB2N\_45  
 USB2N\_46  
 USB2N\_47  
 USB2N\_48  
 USB2N\_49  
 USB2N\_50  
 USB2N\_51  
 USB2N\_52  
 USB2N\_53  
 USB2N\_54  
 USB2N\_55  
 USB2N\_56  
 USB2N\_57  
 USB2N\_58  
 USB2N\_59  
 USB2N\_60  
 USB2N\_61  
 USB2N\_62  
 USB2N\_63  
 USB2N\_64  
 USB2N\_65  
 USB2N\_66  
 USB2N\_67  
 USB2N\_68  
 USB2N\_69  
 USB2N\_70  
 USB2N\_71  
 USB2N\_72  
 USB2N\_73  
 USB2N\_74  
 USB2N\_75  
 USB2N\_76  
 USB2N\_77  
 USB2N\_78  
 USB2N\_79  
 USB2N\_80  
 USB2N\_81  
 USB2N\_82  
 USB2N\_83  
 USB2N\_84  
 USB2N\_85  
 USB2N\_86  
 USB2N\_87  
 USB2N\_88  
 USB2N\_89  
 USB2N\_90  
 USB2N\_91  
 USB2N\_92  
 USB2N\_93  
 USB2N\_94  
 USB2N\_95  
 USB2N\_96  
 USB2N\_97  
 USB2N\_98  
 USB2N\_99  
 USB2N\_100







Table 1-3. PCH-LP HSIO Detail


SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	SATA	SATA	PCIe/ LAN	PCIe/ LAN	PCIe
Premium-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN
Premium-Y	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	N/A	N/A










GPIO	DEVICE	CONTROL
USB_OC0#	USB3#1	, 2
USB_OC1#	USB3#3	, 4
USB_OC2#	USB3#5	
USB_OC3#	NA	
DEVS_LP0	HDD	
DEVS_LP1	X	
DEVS_LP2	SSD	
SATA_GP0	NA	
SATA_GP1	ODD	
SATA_GP2	WWAN_PE_DTCT#	




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	KBL ULT(8/12) Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA-C422P	1.0
				Date:	Tuesday, November 15, 2016	Sheet












Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port





## LIN-2







Note:  
Check voltage tolerance of  
VREF\_DQ at the DIMM socket






Layout Note:  
Place near JDIMM1



Layout Note:  
PLACE THE CAP WITHIN 200 MILS  
FROM THE JDIMM1



```
SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, TRANSMITTED, OR DISCLOSED TO ANY OTHER DIVISION OF P&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDR4 DIMMA (Rev. 1) Issue Number LA-C422P Date January 15, 2016 Sheet 17 of 58

## LIN-2



\_\_\_\_\_




\_\_\_\_\_

\_\_\_\_\_




PLACE HERE SIGNATURE


FROM THE JDIMM2



2-3A to 1 DIMMs/channel




2-3A to 1 DIMMs/channel










Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE R&D DIVISION. NO PART OF THIS SHEET OR INFORMATION CONTAINED HEREIN MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				No.
				Title
				Custom
				Date
				Lspc-12022015_016
				18 of 56


eDP + Camera / MIC / Lid



CAM/MIC/LID Module pin define

NO	Signal
1	VCC3M
2	LID_SWITCH
3	GND
4	MIC_CLK
5	MIC_DATA
6	MIC_DET#
7	GND
8	USB_D+
9	USB_D-
10	VCC3B






PEQ (INT PD)	R199	R200
HEQ 14.5dB	ASM	NO_ASM
LLEQ 8.5dB	ASM	ASM
LEQ 11.5dB	NO_ASM	NO_ASM

	PC10 (INT PD)		PC20 (INT PD)	
	R201	R202	R205	R206
AUX interception DIS Output 800mV & 0dB	ASM	NO_ASM	ASM	NO_ASM
AUX interception DIS Output 400mV & 0dB	ASM	ASM	ASM	ASM
AUX interception EN	NO_ASM	NO_ASM	NO_ASM	NO_ASM

	PC11 (INT PD)		PC21 (INT PD)	
	R203	R204	R207	R208
Swing +20%	ASM	NO_ASM	ASM	NO_ASM
Swing -16.7%	ASM	ASM	ASM	ASM
Swing default	NO_ASM	NO_ASM	NO_ASM	NO_ASM

TABLE : Automatic Switching Mode (CFG0 = H)





SW
L Port 1 has higher priority when both ports are plugged
H Port 2 has higher priority when both ports are plugged



PI1 (INT PD)	R524	R525
Auto test EN & Offset cancellation EN	ASM	NO_ASM
Auto test DIS & Offset cancellation DIS	ASM	ASM
Auto test DIS & Offset cancellation EN	NO_ASM	NO_ASM

PIO (INT PD)	R209
Auto EQ DIS	ASM
Auto EQ EN	NO_ASM







TABLE

vPRO	Yes	No
U13	Jacksonville-LM	Jacksonville-V
	SA000081G20	SA000093410

The PHY SMBus address is 0xC8  
and default MAC SMBus address is 0xE0.





# LAN SWITCH





PD (internal PD)	SEL	Function
L	L	Ax to Bx (Docking)
L	H	Ax to Cx (Sys)
H	X	Hi-Z

## To Sub Board










**NOTE1**  
CONNECT THE POWER PIN WITH WIRE MORE THAN 50MIL,  
THE CAPACITOR SHOULD BE PLACED ON THE WIRE.







CIRCUIT DIAGRAM FOR CARD SWITCH

	W/P CONTACT		C/D CONTACT
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UNINSERTION	OPEN	OPEN	OPEN
CARD HALF INSERTION	CLOSE	CLOSE	OPEN
CARD INSERTION	OPEN	CLOSE	CLOSE






### Express Card Slot



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2016/03/21	Deciphered Date		2017/03/01	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Express Card (L)			
						Size	Document Number		Rev
						C	LA-C422P		1.0
Date:		Tuesday, November 15, 2016		Sheet	25 of 58				




**Compal Electronics, Inc.**

Issued Date	<b>2016/03/21</b>	Deciphered Date	<b>2017/03/01</b>
-------------	-------------------	-----------------	-------------------

Title		<b>PCMCIA CONN (N)</b>	
Size	Document Number	Rev	
C	<b>LA-C422P</b>	1.0	
Date:	Tuesday, November 15, 2016	Sheet	27 of 50

# M.2 WLAN/BT



# M.2 WWAN LTE

P/N: SP0700199A0






TABLE.1 CIRCUIT



	WITHOUT CARD	CARD MATED
DETECTION SWITCH	④ — ⑤	④ — ⑤



Normal close type




Close to JSIM1 to avoid UIM\_CLK over/under shoot



RF request  
Close to JWWAN1

CFG0	CFG3	CACHE_DTCT (OE)	CFG1	WWAN_PE_DTCT# (B)
0	0	1 SSD	1	0 PCIE
0	1	0 WWAN	0	1 SATA
1	0	0 NA	X	NA
1	1	0 NA		

LIN-2



M.2 Revision 0.7a ,Version 1.0

M.2 Socket 2 Pin out	Config_0 (pin 21)	Config_3 (pin 1)	Config_2 (pin 75)	Config_1 (pin 69)
SATA	L	L	L	L
PCIE	L	L	L	NC
WWAN-USB	L	NC	States 4, 5, 6, 7	
WWAN-SSIC	NC	L	States 8, 9, 10, 11	


BLANK

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	BLANK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				C	LA-C422P
				Date:	Tuesday, November 15, 2016
				Sheet	30 of 58
				Rev	1.0

BLANK

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	BLANK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA-C422P	1.0
Date: Tuesday, November 15, 2016				Sheet	31	of 58

## LIN-2




HDD_IFDet# S	CLKREQ#_DEVSLEP A
L (PCIE)	B1 (CLKREQ_SATAex#)
H (SATA)	B2 (HDD_DEVSLEP0)



# USB3 (Right-2)


PIN13





	A_EQ1/B_EQ1 (Internal pull Low)	A_EQ0/B_EQ0 (Internal pull Low)
reserved	Low	Low
program EQ for channel loss up to 7dB	Low	High
program EQ for channel loss up to 14.5dB	High	Low
program EQ for channel loss up to 11.5dB	High	High

	A_DE1/B_DE1 (Internal pull Low)	A_DE0/B_DE0 (Internal pull Low)
3.5dB de-emphasis	Low	Low
No de-emphasis	Low	High
2.7dB de-emphasis	High	Low
5dB with boost output swing	High	High

	TEST (Internal pull Low)
Normal operation (default)	Low
Test mode enable	High




PN: SM070004300 x 3  
Co-lay with 0 ohm



# USB3 (Right-3)

PIN13






	A_EQ1/B_EQ1 (Internal pull Low)	A_EQ0/B_EQ0 (Internal pull Low)
reserved	Low	Low
program EQ for channel loss up to 7dB	Low	High
program EQ for channel loss up to 14.5dB	High	Low
program EQ for channel loss up to 11.5dB	High	High

	A_DE1/B_DE1 (Internal pull Low)	A_DE0/B_DE0 (Internal pull Low)
3.5dB de-emphasis	Low	Low
No de-emphasis	Low	High
2.7dB de-emphasis	High	Low
5dB with boost output swing	High	High

	TEST (Internal pull Low)
Normal operation (default)	Low
Test mode enable	High


PN: SM070004300 x 3  
Co-lay with 0 ohm



P/N:DC231306170

Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2016/03/21	Document Number
Deciphered Date	2017/03/01	LA-C422P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev 1.0
Date:	Tuesday, November 15, 2016	Sheet 34 of 58



# USB3 (Left) / AOU





				AOU_EN	CTL1	CTL2	CTL3	ILIM_SEL
AOU : enable/ Charge in off mode : disable	S0	AC/DC	CDP	1	1	1	1	1
	S3	AC/DC	DCP	1	0	1	1	1
	S4/S5	AC	DCP	1	0	1	1	1
	S4/S5	DC	OFF	0	0*	1*	1*	1*
AOU : enable/ Charge in off mode : enable	S0	AC/DC	CDP	1	1	1	1	1
	S3	AC/DC	DCP	1	0	1	1	1
	S4/S5	AC	DCP	1	0	1	1	1
	S4/S5	DC	DCP	1	0	1	1	1
AOU : disable/ Charge in off mode : disable	S0	AC/DC	SDP	1	1*	1	0	1
	S3	AC/DC	SDP	1	1*	1	0	1
	S4/S5	AC	OFF	0	0*	1*	0*	1*
	S4/S5	DC	OFF	0	0*	0*	0*	0*

\* Don't care



PN: SM070004300 x 3  
Co-lay with 0 ohm




P/N:DC231306170




USB20 HUB





Smart Card




FPR/NFC USB I/F



ODD CONN



APS G-Sensor




Kionix KX023-1025

ST LIS3DHTR

SDO/ADDR	Address R/W
VDD	3Fh/3Eh
VSS	3Dh/3Ch


SDO/ADDR	Address R/W
VDD	33h/32h
VSS	31h/30h

LPC Debug Port






SPK\_CONN




Sys/Dock\_HP\_DCT




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title Audio SPK/HP_DCT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-C422P
				Date: Tuesday, November 15, 2016	Sheet 39 of 58


Int KB CONN



Track Point





P/N:SP01001RZ00




Track Point pin define

NO	Signal
1	IPD DATA
2	IPD RST
3	NC
4	NC
5	NC
6	IPD CLK
7	GND
8	VCC5
9	NC
10	NC
11	NC
12	NC


Fintek Thermal Sensor



Click PAD




FAN CONN






TPM




TABLE

Pin No	TCG PTP Spec (v38)	Infineon SLB9670VQ2.0 FW7.60 SA00009N210	ST ST33HTPH2E32AHA6 SA00009S010
1	VDD	VDD	NC
2	GND	GND	GND
3	GPIO	NC	NC
4	GPIO	NC	NC
5	NC	NC	NC
6	VNC/GPIO	GPIO	NC
7	GPIO/VDD	PP	PP
8	VDD	VDD	NC
9	GND	GND	NC
10	VNC	NC	NC
11	NC	NC	NC
12	NC	NC	NC
13	VNC/GPIO	NC	NC
14	VDD	NC	NC
15	NC	NC	NC
16	GND	NC	NC
17	SPI_RST#	RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_PIRQ#
19	SPI_CLK	SCLK	SCLK
20	SPI_CS#	CS#	SCS#
21	MOSI	MOSI	MOSI
22	VDD	VDD	VDD
23	GND	GND	GND
24	MISO	MISO	MISO
25	NC	NC	NC
26	NC	NC	NC
27	NC	NC	NC
28	NC	NC	NC
29	VNC/GPIO	NC	NC
30	VNC/GPIO	NC	NC
31	VNC	NC	NC
32	GND	GND	NC


Function Board




USB Board



Audio Board






























POWER BOARD




BLANK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/03/21	Deciphered Date	2017/03/01	Title
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>		BLANK			
		Document Number			
		LA-C422P			
Date: Tuesday, November 15, 2016		Sheet 44 of 58		Rev 1.0	

EC NPCE388N




To Sub Board RS232






### For +1.8V\_PRIM Discharge





### +5VALW TO +5VS



### +3VALW TO +3VS

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC/DC INTERFACE
				Size
				Document Number
				LA-C422P
				Rev
				1.0
				Date: Tuesday, November 15, 2016
				Sheet 46 of 58

## Lenovo Docking



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2016/03/21	Deciphered Date		2017/03/01	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number			
						Size	LA-C422P		Rev
						Date:	Tuesday, November 15, 2016	Sheet	47 of 58


Lenovo & NEC dif f ert :

	Lenovo	NEC		Lenovo	NEC		Lenovo	NEC
PQ101	V	@	PQ102	V	@	PQ110	@	V
PR111	@	V	PR131	V	@	PR135	@	V
PR108	V	@	PR133	V	@	PR136	@	V
PJP101	V	@	PR134	V	@	PR137	@	V
PQ103	@	V	PQ108	V	@	PR138	@	V
PR104	@	V	PC102	V	@	PR141	@	V
PR105	@	V	PR102	V	@	PR142	@	V
PR106	@	V	PR103	V	@	PC117	@	V
PR109	@	V	PC103	@	@	PF102	V	@
PQ104	@	V	PR107	@	@	PR144	V	@
PR129	@	V	PC115	@	@	PR145	V	@
PR130	@	V	PC116	@	@			
PR132	@	V	PQ109	@	V			

ADP\_ID


AC Adapter	45W	65W
R(ohm)	118	287
ADP_ID(V)	0.449	0.913
Detection	<=0.663,	<=1.134
-Voltage(V)	>0.234	>0.693

NEC: un-Mount  
Lenovo: Mount




Security Classification	Compal Secret Data		Title	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Tuesday, November 15, 2016	Sheet	48 of 58	






**PH201 under CPU botten side :**  
CPU thermal protection at 93 degree C



PH201:	Temp.	Rman.	Rnor.	Rmin. (Kohm)
	93	7.3419	7.0792	6.8253

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2016/03/21	Deciphered Date		2017/03/01	Title  PWR-BATTERY CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
Size		Document Number					Rev 1.0
Custom		LA-C422P					
Date:		Tuesday, November 15, 2016		Sheet 49 of 58			




TON (1)SMPS1=305KHZ (+5VALWP)  
(2)SMPS2=357KHZ(+3VALWP)

+3 VALW +/- 5%  
TDC:5.7A  
Peak Current:7.135 A  
OCP Current:8.17~12.15 A  
H/S Rds(on):20~32 mΩ  
L/S Rds(on):10.3~14.5 mΩ


+5 VALW +/- 5%  
TDC:8.45 A  
Peak Current:10.56 A  
OCP Current:13.64~23.97 A  
H/S Rds(on):11.5~17.5 mΩ  
L/S Rds(on):3.7~6.7 mΩ


3V5V\_ENLDO voltage setting  
3.713 - 3.788 V (DC:7.5V)  
6.237 - 6.363 V (DC:12.6V)  
9.9 - 10.1 V (AC:20V)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	PWR-3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-C422P	1.0
				Date	Tuesday, November 15, 2016	Sheet 51 of 58









U22 OCP@GT= 40A  
RLIM@GT=12.4K ---->PR834  
RLIM= IoutLIMIT \* Load line/10

U22 IccMAX@GT= 31A  
RIccMAX2ph= 48.7K ---->PR859  
RIccMAX2ph= (IccMAX2ph+32)\*200K Ohn/ 127

U22 Iout@GT= 31A  
RIOUT@GT=24.9K ---->PR822  
RIOUT= 2\* RLIM / (10 \* IOUTICCMAX \* Load line)

U22 Load line@GT= 3.1m  
RPH@GT=69.8K ---->PR828  
Load line= (RCS2+(RCS1\*Rth)/(RCS1+Rth))  
\*IOUTTOTAL \* DCR/RPH

IccMAX@SA= 5A  
RIccMAX@SA= 15.8K ---->PR861  
RIccMAX@SA= IccMAX\*2V/10uA/64A

IOUTSP@SA= 5A  
RIOUTSP@SA=69.8K ---->PR814  
RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX\*DCR  
/(RPHSP+Rth+RCSSP))

OCPSA= 9A  
RLIMSP@SA=24.9K ---->PR805  
RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT\*DCR  
/(RPHSP+Rth+RCSSP))

Load line@SA= 10.3m  
RDRPSP@SA=1.8K ---->PR804  
RDRPSP= Load line\*(RPHSP+Rth+RCSSP)  
/(gm \* DCR) / (Rth+RCSSP)

U22 Load line@VCORE= 2.35m  
RDRPSP@VCORE=2.43K ---->PR851  
RDRPSP= Load line\*(RPHSP+Rth+RCSSP)  
/(gm \* DCR) / (Rth+RCSSP)

IccMAX@VCORE= 32A  
RIccMAX@VCORE= 100K ---->PR860  
RIccMAX@VCORE= IccMAX\*2V/10uA/64A

IOUTSP@VCORE= 32A  
RIOUTSP@VCORE=66.5K ---->PR838  
RIOUTSP= 2V/(gm\*(Rth+RCSSP)\*ICCMAX\*DCR  
/(RPHSP+Rth+RCSSP))


OCPSA= 41A  
RLIMSP@VCORE=34K ---->PR848  
RLIMSP= 1.3V/(gm\*(Rth+RCSSP)\*IoutLIMIT\*DCR  
/(RPHSP+Rth+RCSSP))

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT. IT IS TO BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-C422P
				Rev
				1.0
				Date: Tuesday, November 15, 2016
				Sheet 55 of 58







VCC\_CORE Place on CPU Back Side @ V09  
 22U\_0603 \* 13 pcs +1U\_0201\*35 pcs  
 @3 X 1U\_0201



VCC\_GT Place on CPU Back Side @ V09  
 22U\_0603 \* 13 pcs +1U\_0201\*12 pcs  
 @4 X 1U\_0201



VCC\_SA Place on CPU Back Side  
 22U\_0603 \* 4 pcs + 1U\_0201\*7  
 @ 1U\_0201



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/03/21	Deciphered Date	2017/03/01	Title	PWR-CPU BACK SIDE MLCC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-C422P
				Date	Tuesday, November 15, 2016
				Sheet	57 of 58
				Rev	1.0

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/03/21	Deciphered Date		2017/03/01
Title		PWR-PIR			
Size		Document Number			Rev
Custom		LA-C422P			1.0
Date:		Tuesday, November 15, 2016		Sheet	58 of 58

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.